UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/605,520	10/06/2003	Han-Wen Hsu	MTKP0040USA	2519	
27765 7590 10/04/2007 NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION			EXAMINER		
P.O. BOX 506		WILSON, YOLANDA L			
MERRIFIELD,	VA 22110 .		ART UNIT	PAPER NUMBER	
			2113		
			NOTIFICATION DATE	DELIVERY MODE	
			10/04/2007	ELECTRONIC	

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

winstonhsu.uspto@gmail.com Patent.admin.uspto.Rcv@naipo.com mis.ap.uspto@naipo.com.tw

1		$m \nu V$	
A **	Application No.	Applicant(s)	
	10/605,520	HSU ET AL.	
Office Action Summary	Examiner	Art Unit	
	Yolanda L. Wilson	2113	
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with	the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING Description of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICA 136(a). In no event, however, may a rep will apply and will expire SIX (6) MONTH te, cause the application to become ABAI	ATION. y be timely filed S from the mailing date of this communication. IDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 17 J	lulv 2007.		
	s action is non-final.		
3) Since this application is in condition for allows closed in accordance with the practice under	ance except for formal matter	• •	
Disposition of Claims			
4) ⊠ Claim(s) <u>1-10,12-23,25 and 26</u> is/are pending 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1,4-10 and 17-23</u> is/are rejected. 7) ⊠ Claim(s) <u>2,3,12,13,15,16,25 and 26</u> is/are obj 8) ☐ Claim(s) are subject to restriction and/o	ected to.		
Application Papers	•		
9) The specification is objected to by the Examin	er	•	
10) The drawing(s) filed on is/are: a) acc		the Examiner.	
Applicant may not request that any objection to the			
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E			
Priority under 35 U.S.C. § 119		<i>,</i>	
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureat * See the attached detailed Office action for a list	nts have been received. Its have been received in Apporting documents have been received in Apporting the second second in the s	olication No eceived in this National Stage	
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)	Paper No(s)/	nmary (PTO-413) Mail Date rmal Patent Application	·
Paper No(s)/Mail Date	6) 🔲 Other:		

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims are rejected under 35 U.S.C. 102(b) as being Byers et al. by (USPN 5596716A). As per claim 1, Byers et al. discloses a method for controlling a hardware circuit with a processor, the processor used for executing a code to control the hardware circuit, the code comprising:

a plurality of lower-level subroutines, wherein after the processor executes various lower-level subroutines, the hardware circuit will be controlled to execute various corresponding operations, and each lower-level subroutine will record results, which come from the hardware circuit executing the corresponding operations, in an error code; wherein each result corresponds to a recovery operation;

a plurality of higher-level subroutines, each higher-level subroutines used for calling at least a lower-level subroutine to control the hardware circuit to execute operations corresponding to the lower-level subroutine according to the called lower-level subroutine when the processor executes the higher-level subroutine;

a plurality of recovery subroutines, each recovery subroutine corresponding to a recovery operations for controlling the hardware circuit to execute various corresponding recovery operations, after the processor executes various recovery

Application/Control Number: 10/605,520

Art Unit: 2113

subroutines; and an error-handling subroutine for calling the recovery subroutines according to the error code;

the method comprising: after the processor executes the higher-level subroutines, executing the error-handling subroutine to allow the processor to control the hardware circuit to execute the corresponding recovery operations according to the results corresponding to the lower-level subroutines in column 13, line 39 – column 14, line 45.

The error priorities are the error codes. The recovery is based on the error priority.

- 3. As per claims 6 and 19, Byers et al. discloses wherein the error code is a global variable of the code; the operation results corresponding to the lower-level subroutines will be recorded in the same error code in column 14, lines 4-33.
- 4. As per claims 7 and 20, Byers et al. discloses wherein the code further comprises a plurality of next-level subroutines; when the processor executes various next-level subroutines, the hardware circuit is controlled to execute corresponding operations; each next-level subroutines will record operation results corresponding to the hardware circuit in a second error code; each lower-level subroutine is used for calling at least a next-level subroutine so that the processor sequentially executes the next-level subroutines of the lower-level subroutines to control the hardware circuit to execute corresponding operations when executing the lower-level subroutines in column 13, line 39 column 14, line 33.

Application/Control Number: 10/605,520

Art Unit: 2113

5. As per claims 8 and 21, Byers et al. discloses wherein the next-level subroutines of each lower-level subroutine record corresponding operation results in the same second error code in column 13, line 39 – column 14, line 33.

- 6. As per claims 9, 22, Byers et al. discloses wherein the second error code is a column of the error code in column 13, line 39 column 14, line 33.
- 7. As per claims 10 and 23, Byers et al. discloses wherein the next-level subroutines record corresponding operation results in the same second error code in column 13, line 39 column 14, line 33.
- 8. As per claim 14, Byers et al. discloses An electronic device, comprising: a hardware circuit for achieving operations of the electronic device; a processor for executing a code to control the hardware circuit; a storage device for storing the code;

wherein the code comprising: a plurality of lower-level subroutines, wherein after the processor executes various lower-level subroutines, the hardware circuit will be controlled to execute various corresponding operations, and each lower-level subroutine will record results, which come from the hardware circuit executing the corresponding operations, in an error code; wherein each result corresponds to a recovery operation in column 4, lines 6-11;

a plurality of higher-level subroutines, each higher-level subroutines used for calling at least a lower-level subroutine to control the hardware circuit to execute operations corresponding to the lower-level subroutine according to the called lower-level subroutine when the processor executes the higher-level subroutine;

Application/Control Number: 10/605,520

Art Unit: 2113

a plurality of recovery subroutines, each recovery subroutine corresponding to a recovery operations for controlling the hardware circuit to execute various corresponding recovery operations, after the processor executes various recovery subroutines;

and an error-handling subroutine for calling the recovery subroutines according to the error code; wherein after executing the higher-level subroutines, the processor executes the error-handling subroutine to allow the processor to control the hardware circuit to execute the corresponding recovery operations according to the results corresponding to the lower-level in column 13, line 39 – column 14, line 33.

The error priorities are the error codes. The recovery is based on the error priority.

### Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claims 4,17, are rejected under 35 U.S.C. 103(a) as being unpatentable over Byers et al. in view of Sim et al. (USPN 6785212B1). As per claim 4, 17, Byers et al. fails to explicitly state wherein the hardware circuit is a servo module of an optical storage drive, the servo module comprising: a motor for driving an optical disk to rotate; and a pick-up head for generating a laser incident on the optical disk.

Sim et al. discloses these limitations in Figure 2; column 3, lines 33-47.

Application/Control Number: 10/605,520 Page 6

Art Unit: 2113

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the hardware circuit be a servo module of an optical storage drive, the servo module comprising: a motor for driving an optical disk to rotate; and a pick-up head for generating a laser incident on the optical disk. A person of ordinary skill in the art would have been motivated to have the hardware circuit be a servo module of an optical storage drive, the servo module comprising: a motor for driving an optical disk to rotate; and a pick-up head for generating a laser incident on the optical disk because an optical storage drive and its components read information from an optical disk which is inserted into the optical storage drive.

11. Claims 5,18, are rejected under 35 U.S.C. 103(a) as being unpatentable over Byers et al. in view of Okada et al. (USPN 6530034B1). As per claims 5,18, Byers et al. fails to explicitly state wherein the hardware circuit is an interface module of an optical storage drive.

Okada et al. discloses these limitations in Figure 1; column 3, lines 3-5.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the hardware circuit be an interface module of an optical storage drive. A person of ordinary skill in the art would have been motivated to have the hardware circuit be an interface module of an optical storage drive the interface module controls when data is accessed on the storage drive. This is disclosed in column 3, lines 21-28.

# Claim Objections

12. Claims 2,3,12,13,15,16,25,26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### Response to Arguments

13. Applicant's arguments with respect to the claims have been considered but are moot in view of the new ground(s) of rejection. A new reference has been found to reject the claims. See the rejection above.

#### Conclusion

14. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2113

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yolanda L. Wilson whose telephone number is (571) 272-3653. The examiner can normally be reached on M-F (7:30-4:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571) 272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Yolanda L Wilson Primary Examiner Art Unit 2113